



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 10/802,566      | 03/17/2004  | Mou-Shiung Lin       | MEG03-002           | 3507             |

28112 7590 05/12/2009  
SAILE ACKERMAN LLC  
28 DAVIS AVENUE  
POUGHKEEPSIE, NY 12603

|          |
|----------|
| EXAMINER |
|----------|

ARORA, AJAY

|          |              |
|----------|--------------|
| ART UNIT | PAPER NUMBER |
|----------|--------------|

2892

|           |               |
|-----------|---------------|
| MAIL DATE | DELIVERY MODE |
|-----------|---------------|

05/12/2009

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

|                              |                                      |  |  |
|------------------------------|--------------------------------------|--|--|
| <b>Office Action Summary</b> | <b>Application No.</b><br>10/802,566 | <b>Applicant(s)</b><br>LIN, MOU-SHIUNG |  |
|                              | <b>Examiner</b><br>AJAY K. ARORA     | <b>Art Unit</b><br>2892                |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 20 February 2009.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) See Continuation Sheet is/are pending in the application.
- 4a) Of the above claim(s) 4,29,30 and 115 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,7,9-12,15,17-19,21,22,25,27,91,96-99,101-103,108-114 and 116-139 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

Continuation of Disposition of Claims: Claims pending in the application are 1, 4,7,9-12,15,17-19,21,22,25,27, 29-30, 91,96-99,101-103,108-139.

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 1/22/2009 has been entered.

### ***Claim Objections***

2. Claims 1, 7, 91, 96-97, 113-114, 117 and 123-128 are objected to because of the following informalities: It is also noted that in response to the restriction requirement of 10/5/07, applicant had elected the embodiment of Figures 3-6. None of the Figures 3-6 or associated descriptions in the specification disclose the limitation that capacitor is "directly over said first contact point" (as recited in claim 1, line 25). Applicant is requested to clarify the above or remove the above described limitation from the claims.

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claims 1, 7, 91, 96-97, 113-114, 117 and 123-128 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. In base claim 1, line 25 recites "a capacitor over said passivation and directly over said first contact point" and lines 27-28 also require "a first solder contact directly over said first contact point and between said capacitor and said power metal structure". Given that the "solder contact" is "directly over said first contact point", it is not possible for the capacitor to also be "directly over said first contact point". For the purposes of this office action, it will be assumed that any one of the capacitor or solder contact may be directly over said first contact point.

***Claim Rejections - 35 USC § 103***

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. Claims 1, 7, 9-12, 15, 17-19, 21-22, 25, 27, 91, 96-99, 101-103, 108-114, 116-139 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin (US 6,303,423), hereinafter Lin, in view of Nakanishi (US 6,921,980) of prior record, hereinafter Nakanishi.

Regarding claim 1, Lin (refer to Figures 1-2 and 10) teaches a circuit chip comprising:

- a semiconductor substrate (10);

- a transistor in and on said semiconductor substrate (Col. 7, lines 27-30);

- multiple metal and dielectric (14, also see Col. 7, lines 36-39) layers over said semiconductor substrate;

- a first contact pad (16 shown on left side of Figure 10) over said semiconductor substrate;

- a passivation layer (18) over said multiple metal and dielectric layers (14), wherein a first opening in said passivation layer (18) is over a first contact point of said first contact pad (16 shown on left side of Figure 10) and said first contact point is at a bottom of said first opening (i.e. on bottom surface of first contact pad 16), wherein said passivation layer comprises a nitride (Col. 8, lines 52-56);

- a second contact pad (16 shown on right side of Figure 10) over said semiconductor substrate;

- a passivation layer (18) over said multiple metal and dielectric layers (14), wherein said passivation layer comprises a nitride (Col. 8, lines 52-56), wherein a first opening in said passivation layer (18) is over a first contact point of said first contact

Art Unit: 2892

pad (16 shown on left side of Figure 10) and said first contact point is at a bottom of said first opening (i.e. on bottom surface of first contact pad 16), and wherein a second opening in said passivation layer (18) is over a second contact point of said second contact pad (16 shown on right side of Figure 10) and said second contact point is at a bottom (i.e. on bottom surface of second contact pad 16) of said second opening;

a power metal structure (structure directly above 16 shown on the right side, see Col. 8, lines 21-24) over said passivation layer (18) and on said first contact point, wherein said power metal structure is connected to said first contact point through said first opening (as first contact point is in the first opening and power metal structure is over the first opening), wherein said power metal structure comprises a metal layer;

a ground metal structure (structure directly above 16 shown on the left side, see Col. 8, lines 21-24) over said passivation layer (18) and on said second contact point, wherein said ground metal structure is connected to said second contact point through said second opening (as second contact point is in the second opening and ground metal structure is over the second opening), wherein said ground metal structure comprises a metal layer;

a capacitor (54) over said passivation layer (18) and directly over said first contact point;

a first solder contact (one of the 52) directly over said first contact point and between said capacitor (54) and said power metal structure, wherein said first solder contact connects said capacitor to said power metal structure; and

Art Unit: 2892

a second solder contact (the other of the 52) between said capacitor (54) and said ground metal structure, wherein said second solder contact connects said capacitor to said ground metal structure.

Lin does not teach that the metal layer of said power metal structure and said ground metal structure is a "copper layer" or that said power (and ground) metal structures each has a region used to be wirebonded thereto for connection made to a level of packaging. Nakanishi (refer to Figures 2a-2e and 3) teaches an integrated circuit with a semiconductor substrate (2) and a capacitor (8) mounted to a metallization structure comprising a copper layer (Col. 4, lines 58-63), which can server as a power or ground structure), wherein the metallization structure has a second region used to be wirebonded (by wirebonds 12) thereto for connection to next level of packaging (15). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Lin in view of Nakanishi so that said power metal structure and said ground metal structure has a first region and a second region, respectively, used to be wirebonded thereto for connection made to a next of packaging. The ordinary artisan would have been motivated to modify Lin for at least the purpose of providing routing for interconnects to contact pads that are closer to the periphery of the semiconductor substrate (compared to the capacitor, thus allowing flexibility of placing the capacitor in a central location on the semiconductor substrate, as shown in Figure 3b of Nakanishi), while still being able to connect to the ground or power of next level of packaging without excessive wirebond length and a high electrical conductivity metal, like copper, which improves electrical performance.



Art Unit: 2892

and which allows long interconnect length, to connect to next level of packaging.

Regarding claim 7, Lin teaches substantially the claimed structure but does not teach that said ground metal structure further comprises "a gold layer" over said copper layer of said ground metal structure. Nakanishi teaches that copper metallization, which is usable as a ground metal structure, may further comprise a gold layer over said copper layer (Col. 4, lines 58-62). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Lin so that said ground metal structure further comprises a gold layer over said copper layer of said ground metal structure. The ordinary artisan would be motivated to modify Lin at least for the purpose of providing a layer that has increased resistance to corrosion.

Regarding claim 91, Lin teaches that said passivation layer (18) may comprise silicon nitride (Col. 7, lines 49-53).

Regarding claim 96, Lin teaches that said ground metal structure further comprises a nickel layer over said copper layer (Col. 9, lines 26-30) of said ground metal structure.

Regarding claim 97, Lin (refer to Figures 1-2 and 10) as modified in view of Nakanishi for claim 1, teaches a polymer layer (20 of Figure 10 of Lin) on said power and ground metal structures (as explained in rejection of claim 1), wherein a third opening (opening in 20 directly over 16 shown on right) in said polymer layer (20) is over a third contact

Art Unit: 2892

point (point just above 16) of said power metal structure , and said third contact point is at a bottom of said third opening (as the point is just above 16), wherein a fourth opening in said polymer layer (opening in 20 directly over 16 shown on left) is over a fourth contact point of said ground metal structure, and said fourth contact point is at a bottom of said fourth opening (as the point is just above 16), wherein said first solder contact (one of 52) is between said capacitor (54) and said third contact point and connects said capacitor to said third contact point through said third opening (opening in 20 closest to 52), and said second solder contact (other of 52) is between said capacitor (54) and said fourth contact point, and connects said capacitor to said fourth contact point through said fourth opening (opening in 20 closest to 52).

Regarding claims 113 and 114, Lin (refer to Figures 1-2 and 10) teaches that said polymer layer (20) comprises polyimide, wherein said polymer layer has a thickness between 2 and 150 micrometers (Col. 8, lines 66-67 and Col. 7, lines 1-3).

Regarding claim 116, Lin teaches that said passivation layer (18) may further comprise an oxide (Col. 8, lines 54-56).

Regarding claim 117, Lin teaches substantially the claimed structure including that passivation layer comprises an oxide but does not teach that the passivation layer comprises silicon oxide. Nakanishi teaches that a passivation layer may comprise silicon oxide (Col. 4, lines 19-23). It would have been obvious to one of ordinary skills in

Art Unit: 2892

the art at the time of the invention to modify Lin so that the passivation layer comprises silicon oxide. The ordinary artisan would have been motivated to modify Lin for at least the purpose of forming a passivation layer that has excellent moisture resistance and which is closely matched in coefficient of thermal expansion with silicon substrates.

Regarding claim 123, Lin (refer to Figures 1-2 and 10) as modified in view of Nakanishi for claim 1, teaches a polymer layer (20 of Figure 10 of Lin) on said power and ground metal structures (as explained in rejection of claim 1), wherein a third opening (opening in 20 directly over 16 shown on right) in said polymer layer (20) is over said first region, and said first region is at a bottom of said third opening (in polymer layer 20), and wherein a fourth opening (opening in 20 directly over 16 shown on left) in said polymer layer is over said second region, and said second region is at a bottom of said fourth opening.

The limitations of claims 124 and 125 have already been addressed in claims 113 and 114.

Regarding claim 126, Lin (refer to Figures 1-2 and 10) as modified in view of Nakanishi for claim 1, teaches a polymer layer (20 of Figure 10 of Lin) on said power and ground metal structures (as explained in rejection of claim 1), wherein a third opening (opening in 20 directly over 16 shown on right) in said polymer layer (20) is over a third contact point (point just above 16) of said power metal structure, and said third contact point is

Art Unit: 2892

at a bottom of said third opening (as the point is just above 16), wherein a fourth opening in said polymer layer (opening in 20 directly over 16 shown on left) is over a fourth contact point of said ground metal structure, and said fourth contact point is at a bottom of said fourth opening (as the point is just above 16) wherein a fifth opening in said polymer layer (upper opening of 20 directly above third opening) is over said first region, and said first region is at a bottom of said fifth opening, and wherein a sixth opening in said polymer layer (upper opening of 20 directly above fourth opening) is over said second region, and said second region is at a bottom of said sixth opening, wherein said first solder contact (one of 52) is between said capacitor (54) and said third contact point and connects said capacitor to said third contact point through said third opening (opening in 20 closest to 52), and said second solder contact (other of 52) is between said capacitor (54) and said fourth contact point, and connects said capacitor to said fourth contact point through said fourth opening (opening in 20 closest to 52).

The limitations of claims 127 and 128 have already been addressed in claims 113 and 114.

Regarding claim 9, Lin (refer to Figures 1-2 and 10) teaches an integrated circuit chip, comprising:

- a semiconductor substrate (10);

- a transistor in and on said semiconductor substrate (Col. 7, lines 27-30);

Art Unit: 2892

multiple metal and dielectric (14, also see Col. 7, lines 36-39) layers over said semiconductor substrate;

a first contact pad (16 shown on left side of Figure 10) over said semiconductor substrate;

a passivation layer (18) over said multiple metal and dielectric layers (14), wherein a first opening in said passivation layer (18) is over a first contact point of said first contact pad (16 shown on left side of Figure 10) and said first contact point is at a bottom of said first opening (i.e. on bottom surface of first contact pad 16), wherein said passivation layer comprises a nitride (Col. 8, lines 52-56);

a second contact pad (16 shown on right side of Figure 10) over said semiconductor substrate

a capacitor (54, also see Col. 14, lines 21-24) over said passivation layer (18) and over said second contact pad; and

a solder contact (52, also see Col. 14, lines 16-21) between said capacitor (54), and said second contact pad, wherein said solder contact connects said capacitor to said second contact pad; and

metal between said solder contact and said second contact pad.

Lin does not teach that the second contact pad is “connected to said first contact point through said opening, wherein the position of said second contact pad from a top perspective view is different from that of said first contact point, and wherein said second contact pad comprises a first gold layer with a thickness greater than 1 micrometer”. Except for the last limitation, these limitations are similar to those already

Art Unit: 2892

addressed in claims 15, 17 and 18. As for the thickness of first gold layer being "greater than 1 micrometer", the specific thickness of the gold layer is considered to involve routine optimization, which has been held to be within the level of ordinary skill in the art. See *In re Aller*, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Lin such that said second contact pad comprises a gold layer with a thickness greater than 1 micrometer and there is an additional metal layer between said solder connection and said second contact pad. The ordinary artisan would be motivated to modify Lin at least for the purpose of providing a gold layer that has optimal thickness for its intended purpose (such as providing resistance against corrosion, increasing wettability, etc.) for the given design and providing the additional metal layer to provide a barrier layer between the solder and the underlying device.

Note that the recitation "electroplated" in 2<sup>nd</sup> last line of claim 9 constitutes a product by process limitation in a product claim. Even though product-by-process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985), MPEP 2113.

Art Unit: 2892

Regarding claims 10-11, the limitation of “a third contact pad over said semiconductor substrate” is similar to the “second contact pad” already addressed in view of Nakanishi (note that Figure 3b of Nakanishi shows multiple wirebonded pads and they read on a second and third contact pad). The additional limitation that the third contact is used for wirebonding for “connection made to next level of packaging” has also earlier been addressed in view of Nakanishi. The limitation that “said third contact pad has a second contact point under a second opening in said passivation layer, and said second contact point is at a bottom of said second opening” is also similar to that addressed before.

Regarding claim 12, Lin (refer to Figures 1-2 and 10) as modified in view of Nakanishi teaches a third contact pad (16 shown to the right in Figure 10 of Lin) over said semiconductor substrate (10), wherein said third contact pad has a second contact point under a second opening in said passivation layer (18), and said second contact point is at a bottom of said second opening. The claimed “fourth contact pad” on said second contact point is similar to the wirebonded pad of Nakanishi, as described for claim 15; i.e. said fourth contact pad is used to be wirebonded thereto for connection made to next level of packaging.

Regarding claim 118, the limitation of a contact pad or metallization comprising a gold layer has already been addressed in 17. It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Lin so that so that said fourth contact pad comprises a second gold layer. The ordinary artisan would have been

Art Unit: 2892

motivated to modify Lin for at least the purpose of providing a second layer of high conductivity and corrosion resistance material to further improve corrosion resistance.

Regarding claim 98, the said capacitor (54) of Lin is capable of functioning a decoupling capacitor.

The limitations of claim 99 have already been addressed in claim 91.

Regarding claim 119, Lin (refer to Figures 1-2 and 10) as modified in view of Nakanishi for claim 1, teaches a polymer layer (20 of Figure 10 of Lin) over said passivation layer (18), wherein a second opening (opening in 20 directly over 16 shown on right) in said polymer layer (20) is over a second contact point (point just above 16) of said second contact pad (16 shown on right side of Figure 10), and said second contact point is at a bottom of said second opening (as the point is just above 16), and wherein said solder contact (50) is between said capacitor (54) and said second contact point (point just above 16) and connects said capacitor to said second contact point through said second opening.

The limitations of claim 120 have already been addressed in claims 113 and 114.



Art Unit: 2892

The limitations of claims 121 and 122 have already been addressed in claims 116 and 117.

Regarding claim 15, Lin (refer to Figures 1-2 and 10) teaches an integrated circuit chip, comprising:

- a semiconductor substrate (10);

- a transistor in and on said semiconductor substrate (Col. 7, lines 27-30);

- multiple metal and dielectric (14, also see Col. 7, lines 36-39) layers over said semiconductor substrate;

- a first contact pad (16 shown on left side of Figure 10) over said semiconductor substrate;

- a passivation layer (18) over said multiple metal and dielectric layers (14), wherein said passivation layer comprises a nitride (Col. 8, lines 52-56), and wherein a first opening in said passivation layer (18) is over a first contact point of said first contact pad (16 shown on left side of Figure 10) and said first contact point is at a bottom of said first opening (i.e. on bottom surface of first contact pad 16);

- a second contact pad (contact pad directly over first contact pad 16 which connects first contact pad to 50) over said semiconductor substrate, wherein said second contact pad is connected to said first contact point through said first opening (in passivation layer 18);

- a first polymer layer (20) over said passivation layer (18), wherein a second opening (opening in 20 through which 16 connects to 50) in said first polymer layer (20)

Art Unit: 2892

is over a second contact point (contact point at surface of second contact pad that is nearest to 16) of said second contact pad, and said second contact point is at a bottom of said second opening;

a capacitor (54, also see Col. 14, lines 21-24) over said first polymer layer (20) and over said second contact point; and

a solder contact (52, also see Col. 14, lines 16-21) between said second contact point and said capacitor (54), wherein said solder contact connects said capacitor to said second contact point.

Lin does not teach the claimed third contact pad for wirebonding and its location, such as the position of said third contact pad from a top perspective view is different from that of said first contact point. Nakanishi (refer to Figures 2a-2e and 3) teaches an integrated circuit with a semiconductor substrate (2) and a capacitor (8) mounted to a first and second contact pad (contact pads to nearest to 8 to which 8 is connected), and a third contact pad (3 to which wirebond 12 is connected in Figure 3) over said semiconductor substrate (2), wherein said third contact pad is connected to first and second contact pads through an opening in the passivation layer (Col. 4, lines 19-23), wherein the position of said third contact pad (3) from a top perspective view is different from that of said first contact point (on first contact pad) and wherein said third contact pad has a region used to be wirebonded (to wirebond 12 of Figure 3b) thereto for connection made to a next level of packaging (15 of Figure 3b). It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Lin in view of Nakanishi as above to include the claimed third contact pad for wirebonding and

Art Unit: 2892

its location, such as the position of said third contact pad from a top perspective view is different from that of said first contact point. The ordinary artisan would have been motivated to modify Lin for at least the purpose of providing a third contact pad that is closer to the periphery of the semiconductor substrate compared to the capacitor (which allows flexibility of placing the capacitor in a central location on the semiconductor substrate, as shown in Figure 3b of Nakanishi), while still being able to connect to the next level of packaging without excessive wirebond length.

Regarding claim 17, Lin teaches substantially the claimed structure but does not teach that said second contact comprises a “gold” layer. However, the use of a gold layer, such as a gold plating, over a contact metallization layer is well known in the art (see Nakanishi, Col, 4, lines 58-62). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Lin so that said second contact comprises a gold layer. The ordinary artisan would be motivated to modify Lin at least for the purpose of providing a layer that has excellent conductivity and resistance to corrosion.

Regarding claim 18, Lin teaches substantially the claimed structure but does not teach that said second contact comprises a “copper” layer. However, the use of copper for contact metallization is well known in the art (see Nakanishi, Col. 4, lines 58-63). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Lin so that said second contact comprises a copper

Art Unit: 2892

layer. The ordinary artisan would be motivated to modify Lin at least for the purpose of using a high thermal and electrical conductivity metal for the second contact to minimize electrical losses and improved functionality.

Regarding claims 19 and 21, Lin as modified above in view of Nakanishi for claim 15, teaches a ground metal structure or a power metal structure (Col. 8, lines 21-23) connected to said capacitor (54 of Figure 10 of Lin), to said wirebond (12 of Figure 3b of Nakanishi) and to said first contact pad (first contact pad 16 of Figure 10 of Lin).

Regarding claim 22, Lin (refer to Figures 1-2 and 10) teaches that said second contact pad is over said passivation layer (18).

Regarding claim 25, Lin (refer to Figures 1-2 and 10) teaches that said passivation layer (18) may comprise silicon nitride (Col. 7, lines 49-53).

Regarding claim 27, Lin teaches substantially the claimed structure but does not teach that said third contact comprises "gold". The use of gold for a contact and its corresponding motivation has already been addressed in claim 7.

Regarding claim 101, the capacitor (54) of Lin (refer to Figures 1-2 and 10) is capable of functioning as a decoupling capacitor.

Art Unit: 2892

Regarding claim 102, Lin (refer to Figures 1-2 and 10), as modified in view of Nakanishi for claim 15, teaches a third opening in said first polymer layer is over said region of said third contact pad , and said region is at a bottom of said third opening. Note that an opening in the first polymer layer is a necessary condition for wirebonding taught by Nakanishi.

Regarding claim 103, Lin (refer to Figures 1-2 and 10) teaches that the said first polymer layer (20) comprise polyimide (Col. 9, lines 4-5).

The limitations of claim 108 have already been addressed in claim 125.

Regarding claims 109 and 110, said first, second and third contact pads are configured to be capable of receiving ground voltage or power supply voltage.(Col. 8, lines 21-24).

The limitations of claims 111 and 112 have already been addressed in claims 116 and 117.

All limitations of claim 129 have been addressed in claims 9, except “a third contact pad between said solder contact and said second contact pad, wherein said third contact pad is finished with solder wettable material comprising gold”. Lin (refer to Figure 10) also teaches a third contact pad (pad to which 52 is attached) between said solder contact (52) and said second contact pad, but does not specifically state that said third

Art Unit: 2892

contact pad is "finished with solder wettable material comprising gold". However, given that this is a well known configuration in the art to improve solder wettability and 52 comprises solder, it would have been obvious to one of ordinary skills in the art at the time of the invention to modify Lin so that said third contact pad is finished with solder wettable material comprising gold. The ordinary artisan would have been motivated to modify Lin for at least the purpose of providing a solder wettable coating that also provides good corrosion resistance prior to soldering.

Regarding claims 130 and 131, the "fourth contact pad" is the other wirebonded pad of Nakanishi which is also "used to be wirebonded thereto for connection to next level of packaging". It would have been obvious to one of ordinary skills in the art at the time of the invention to modify Lin so that Lin includes the claimed "fourth contact pad over said semiconductor substrate" as claimed. The ordinary artisan would have been motivated to modify Lin for at least the purpose of providing a fourth pad near the periphery of the substrate which would provide a wirebond connection to the next level of packaging (15 of Nakanishi) without unduly long wirebonds (so that electrical performance is not degraded).

Claim 132 requires "fourth contact pad" and "fifth contact pad" which have a similar function of facilitating interconnection and providing wirebonding to next level of packaging as discussed above. It would have been obvious to one of ordinary skill in the art to use additional contact pads teaching of Nakanishi in Lin to create a structure,

Art Unit: 2892

as claimed, because such structure is considered to be a duplication of parts that has no patentable significance unless a new unexpected result is produced. In re Harza, 274 F.2d 669, 124 USPQ 378 (CCPA 1960), MPEP 2144.04.

Claim 133 is similar to claim 118 and hence the same reasoning applies.

Claim 134 is similar to claim 98 and hence the same reasoning applies.

Claim 135 is similar to claim 25 and hence the same reasoning applies.

The limitations of claim 136 have already been addressed in claim 119.

The limitations of claim 137 have already been addressed in claim 125.

The limitations of claims 138 and 139 have already been addressed in claim 117.

### ***Response to Arguments***

7. Applicant's arguments with respect to claims 1, 9, 15, 129 and their dependent claims have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to AJAY K. ARORA whose telephone number is (571)272-8347. The examiner can normally be reached on Mon through Fri, 8:30am to 5:00pm.

Art Unit: 2892

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thao X. Le can be reached on (571) 272-1708. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/A. K. A./  
Examiner, Art Unit 2892

/Thao X Le/  
Supervisory Patent Examiner, Art  
Unit 2892